{"payload":{"header_redesign_enabled":false,"results":[{"id":"474949450","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"riccardonicolaidis/project_getting_started_Vivado_Vitis","hl_trunc_description":"Personal revision of the tutorial \"Getting started with Vivado and Vitis for Baremetal system\" by Digilent. ","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":474949450,"name":"project_getting_started_Vivado_Vitis","owner_id":98612744,"owner_login":"riccardonicolaidis","updated_at":"2022-03-29T08:20:22.371Z","has_issues":true}},"sponsorable":false,"topics":["fpga","xilinx","vivado","hdl","digilent","vitis","arty-a7"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ariccardonicolaidis%252Fproject_getting_started_Vivado_Vitis%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/riccardonicolaidis/project_getting_started_Vivado_Vitis/star":{"post":"JJxyyh8eTX35l0RoiivipqR1VInqO788tifzGMZ0bvQqhXkQbFiPlZGTAed5vzPyq8XdjsLtuyxHZiWMF6LZJg"},"/riccardonicolaidis/project_getting_started_Vivado_Vitis/unstar":{"post":"kj7kxxz0G_0N4n2lar6PxbVdivDvS0nqnekn8PHEllAh6BY9ZMC0pcxOs7IxSYhcQRLxtiYLgB5VLVZBhqpxkg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cJ_MZYhK2AgkVf75ZV9isIzqGRmLJbmHIgEX98srXyV5KsDH2PIELG5f5poKsXwaE34-kUbG7yFmjLNlfNeEoA"}}},"title":"Repository search results"}