{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":422323690,"defaultBranch":"main","name":"yosys_verific_rs","ownerLogin":"os-fpga","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-10-28T19:02:02.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/81380882?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1726514018.0","currentOid":""},"activityList":{"items":[{"before":"6f42415170fe2e4cc1631543bc5c41563fedd4c7","after":null,"ref":"refs/heads/EDA-2927","pushedAt":"2024-09-16T19:13:38.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"}},{"before":"9ffd2fd876ef950b1d4acb93e715b3fc06b4edf8","after":"8ecfba6eae88aa53904fe4bbd488c5eb7914f554","ref":"refs/heads/main","pushedAt":"2024-09-16T19:13:37.000Z","pushType":"pr_merge","commitsCount":17,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Merge pull request #788 from os-fpga/EDA-2927\n\nCleaning wrapper module after flattening","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2529131477\" data-permission-text=\"Title is private\" data-url=\"https://github.com/os-fpga/yosys_verific_rs/issues/788\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/os-fpga/yosys_verific_rs/pull/788/hovercard\" href=\"https://github.com/os-fpga/yosys_verific_rs/pull/788\">#788</a> from os-fpga/EDA-2927"}},{"before":"63282d80b2d5c87b1769607623a7280d696fc390","after":"6f42415170fe2e4cc1631543bc5c41563fedd4c7","ref":"refs/heads/EDA-2927","pushedAt":"2024-09-16T18:07:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Incremented patch version","shortMessageHtmlLink":"Incremented patch version"}},{"before":"41994f890fb54ae73b406f39af42aac195bc3a26","after":"63282d80b2d5c87b1769607623a7280d696fc390","ref":"refs/heads/EDA-2927","pushedAt":"2024-09-16T14:20:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"behzadmehmood","name":"Behzad Mehmood","path":"/behzadmehmood","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38078822?s=80&v=4"},"commit":{"message":"Handling wires connected to multiple primitives in wrapper module.","shortMessageHtmlLink":"Handling wires connected to multiple primitives in wrapper module."}},{"before":"0dfd1ff717cffb6ade113b43036a4f51f36fc0e6","after":"41994f890fb54ae73b406f39af42aac195bc3a26","ref":"refs/heads/EDA-2927","pushedAt":"2024-09-16T06:58:23.000Z","pushType":"push","commitsCount":12,"pusher":{"login":"behzadmehmood","name":"Behzad Mehmood","path":"/behzadmehmood","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38078822?s=80&v=4"},"commit":{"message":"Merge branch 'main' of https://github.com/os-fpga/yosys_verific_rs into EDA-2927","shortMessageHtmlLink":"Merge branch 'main' of <a href=\"https://github.com/os-fpga/yosys_verific_rs\">https://github.com/os-fpga/yosys_verific_rs</a> in…"}},{"before":"8897a7f3e496f74b8e8bc582a9bcfec21ebb53b8","after":null,"ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T15:33:42.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"}},{"before":"b13479ae35a4513564221f212adbbf4bd2394bce","after":"9ffd2fd876ef950b1d4acb93e715b3fc06b4edf8","ref":"refs/heads/main","pushedAt":"2024-09-14T15:33:41.000Z","pushType":"pr_merge","commitsCount":9,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Merge pull request #787 from os-fpga/yosys-io\n\nImprove output port trait handling","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2526008867\" data-permission-text=\"Title is private\" data-url=\"https://github.com/os-fpga/yosys_verific_rs/issues/787\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/os-fpga/yosys_verific_rs/pull/787/hovercard\" href=\"https://github.com/os-fpga/yosys_verific_rs/pull/787\">#787</a> from os-fpga/yosys-io"}},{"before":"e75098dae9bd2d2100606c565e8ca3d9de7be311","after":"8897a7f3e496f74b8e8bc582a9bcfec21ebb53b8","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T12:54:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Better handle the error message","shortMessageHtmlLink":"Better handle the error message"}},{"before":"41c1f95f6bb00e252bf3b4104a8b3d6c743d86bc","after":"e75098dae9bd2d2100606c565e8ca3d9de7be311","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T12:34:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Misc","shortMessageHtmlLink":"Misc"}},{"before":"9e3eaa5b1af1a8537431f3b5ffa9b235c6314212","after":"41c1f95f6bb00e252bf3b4104a8b3d6c743d86bc","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T12:18:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Misc","shortMessageHtmlLink":"Misc"}},{"before":"db93406278e3c2917c2a7727ed2c5670d3a1c384","after":"9e3eaa5b1af1a8537431f3b5ffa9b235c6314212","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T12:02:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Misc","shortMessageHtmlLink":"Misc"}},{"before":"5ed6e4f481a37b3b37226d45c03be9e116921c04","after":"db93406278e3c2917c2a7727ed2c5670d3a1c384","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T07:21:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Remove simplified version of io_config.json","shortMessageHtmlLink":"Remove simplified version of io_config.json"}},{"before":"4ea8d364978db32212f72fe110fdce1c688d8b78","after":"5ed6e4f481a37b3b37226d45c03be9e116921c04","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T06:33:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Record overall status","shortMessageHtmlLink":"Record overall status"}},{"before":"1877ffb96be7ddabcb2bc151ccea131b1d297de4","after":"4ea8d364978db32212f72fe110fdce1c688d8b78","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T05:41:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Incremented patch version","shortMessageHtmlLink":"Incremented patch version"}},{"before":null,"after":"1877ffb96be7ddabcb2bc151ccea131b1d297de4","ref":"refs/heads/yosys-io","pushedAt":"2024-09-14T05:40:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"chungshien-chai","name":null,"path":"/chungshien-chai","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/156862023?s=80&v=4"},"commit":{"message":"Improve output port trait handling","shortMessageHtmlLink":"Improve output port trait handling"}},{"before":null,"after":"cf5279bdf680c60752fc508a71c5d24698bd8ea2","ref":"refs/heads/revert_eda_3175_data_sigs","pushedAt":"2024-09-13T22:53:40.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Incremented patch version","shortMessageHtmlLink":"Incremented patch version"}},{"before":"d3b80a748448900fbe732b6bb07b6cd149d2f1a3","after":null,"ref":"refs/heads/revert_eda_3175_data_sigs","pushedAt":"2024-09-13T22:53:28.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"}},{"before":"8095038bed2148103ca757c8bc066feb5539e5b2","after":"b13479ae35a4513564221f212adbbf4bd2394bce","ref":"refs/heads/main","pushedAt":"2024-09-13T22:53:27.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Merge pull request #786 from os-fpga/revert_eda_3175_data_sigs\n\nRevert eda_3175 Data signals","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2525816714\" data-permission-text=\"Title is private\" data-url=\"https://github.com/os-fpga/yosys_verific_rs/issues/786\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/os-fpga/yosys_verific_rs/pull/786/hovercard\" href=\"https://github.com/os-fpga/yosys_verific_rs/pull/786\">#786</a> from os-fpga/revert_eda_3175_data_sigs"}},{"before":null,"after":"d3b80a748448900fbe732b6bb07b6cd149d2f1a3","ref":"refs/heads/revert_eda_3175_data_sigs","pushedAt":"2024-09-13T22:53:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Revert eda_3175 Data signals","shortMessageHtmlLink":"Revert eda_3175 Data signals"}},{"before":"83e56cba2535afec8a0b88ab215ba27edad88bcb","after":"4944d45b3dc9f0e97226350a1723e637ade0f00a","ref":"refs/heads/macostry","pushedAt":"2024-09-13T20:34:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"NadeemYaseen","name":"Nadeem Yaseen","path":"/NadeemYaseen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/70559777?s=80&v=4"},"commit":{"message":"Update CI.yml","shortMessageHtmlLink":"Update CI.yml"}},{"before":null,"after":"8746d2dacfed69d40ccf75330b63adb7d355d44f","ref":"refs/heads/revert-785-main","pushedAt":"2024-09-13T20:20:11.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Revert \"Submodule update/EDA-3175: add extra cell/ports to add O_FAB\"","shortMessageHtmlLink":"Revert \"Submodule update/EDA-3175: add extra cell/ports to add O_FAB\""}},{"before":"6e4b1ace56b9f2d254ecf9ddc81535aeda156114","after":"83e56cba2535afec8a0b88ab215ba27edad88bcb","ref":"refs/heads/macostry","pushedAt":"2024-09-13T19:22:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"NadeemYaseen","name":"Nadeem Yaseen","path":"/NadeemYaseen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/70559777?s=80&v=4"},"commit":{"message":"Update CI.yml","shortMessageHtmlLink":"Update CI.yml"}},{"before":"b6e5a264518452ef72161ff93fdcb3946e021e90","after":"0dfd1ff717cffb6ade113b43036a4f51f36fc0e6","ref":"refs/heads/EDA-2927","pushedAt":"2024-09-13T05:02:57.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"behzadmehmood","name":"Behzad Mehmood","path":"/behzadmehmood","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38078822?s=80&v=4"},"commit":{"message":"Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into EDA-2927","shortMessageHtmlLink":"Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into EDA-2927"}},{"before":"0448949a5ab7a6921fa55c47b72c74437406128a","after":"8095038bed2148103ca757c8bc066feb5539e5b2","ref":"refs/heads/main","pushedAt":"2024-09-12T05:02:47.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Merge pull request #785 from AYYAZmayo/main\n\nSubmodule update/EDA-3175: add extra cell/ports to add O_FAB","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2521318503\" data-permission-text=\"Title is private\" data-url=\"https://github.com/os-fpga/yosys_verific_rs/issues/785\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/os-fpga/yosys_verific_rs/pull/785/hovercard\" href=\"https://github.com/os-fpga/yosys_verific_rs/pull/785\">#785</a> from AYYAZmayo/main"}},{"before":"15b86cffc4a25ea11c590982d090fac877e7f710","after":"6e4b1ace56b9f2d254ecf9ddc81535aeda156114","ref":"refs/heads/macostry","pushedAt":"2024-09-11T16:20:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"NadeemYaseen","name":"Nadeem Yaseen","path":"/NadeemYaseen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/70559777?s=80&v=4"},"commit":{"message":"Update CI.yml","shortMessageHtmlLink":"Update CI.yml"}},{"before":"ed7fb664ba211c28788e395724dc75d2998a8b9e","after":"15b86cffc4a25ea11c590982d090fac877e7f710","ref":"refs/heads/macostry","pushedAt":"2024-09-11T16:11:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"Incremented patch version","shortMessageHtmlLink":"Incremented patch version"}},{"before":null,"after":"ed7fb664ba211c28788e395724dc75d2998a8b9e","ref":"refs/heads/macostry","pushedAt":"2024-09-11T16:10:41.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"NadeemYaseen","name":"Nadeem Yaseen","path":"/NadeemYaseen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/70559777?s=80&v=4"},"commit":{"message":"Update CI.yml","shortMessageHtmlLink":"Update CI.yml"}},{"before":"e5ca73e2b841e28ee7efc2456079d543ecf45eab","after":"b6e5a264518452ef72161ff93fdcb3946e021e90","ref":"refs/heads/EDA-2927","pushedAt":"2024-09-11T05:10:07.000Z","pushType":"push","commitsCount":43,"pusher":{"login":"behzadmehmood","name":"Behzad Mehmood","path":"/behzadmehmood","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38078822?s=80&v=4"},"commit":{"message":"Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into EDA-2927","shortMessageHtmlLink":"Merge branch 'main' of github.com:os-fpga/yosys_verific_rs into EDA-2927"}},{"before":"90832f1e741950e2f36dfb41d15c6bafe6aaac99","after":null,"ref":"refs/heads/EDA-3195","pushedAt":"2024-09-10T14:38:28.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"}},{"before":"b7a8755d794b94510572075dcac03a95b8859bf1","after":"0448949a5ab7a6921fa55c47b72c74437406128a","ref":"refs/heads/main","pushedAt":"2024-09-10T14:38:26.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"alaindargelas","name":null,"path":"/alaindargelas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/63669492?s=80&v=4"},"commit":{"message":"Merge pull request #783 from os-fpga/EDA-3195\n\nAdding pass through LUTs before handling dangling wires.","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2515633880\" data-permission-text=\"Title is private\" data-url=\"https://github.com/os-fpga/yosys_verific_rs/issues/783\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/os-fpga/yosys_verific_rs/pull/783/hovercard\" href=\"https://github.com/os-fpga/yosys_verific_rs/pull/783\">#783</a> from os-fpga/EDA-3195"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xNlQxOToxMzozOC4wMDAwMDBazwAAAAS3y2mb","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xNlQxOToxMzozOC4wMDAwMDBazwAAAAS3y2mb","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xMFQxNDozODoyNi4wMDAwMDBazwAAAASyLZK8"}},"title":"Activity · os-fpga/yosys_verific_rs"}