{"payload":{"header_redesign_enabled":false,"results":[{"id":"401389819","archived":false,"color":"#b2b7f8","followers":7,"has_funding_file":false,"hl_name":"mnmhdanas/UART-protocol","hl_trunc_description":"UART - RTL Design and Verification","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":401389819,"name":"UART-protocol","owner_id":87904882,"owner_login":"mnmhdanas","updated_at":"2021-09-06T03:35:52.279Z","has_issues":true}},"sponsorable":false,"topics":["verilog","uart","uart-protocol","digital-design","verilog-project","fpga-programming","vlsi-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amnmhdanas%252FUART-protocol%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mnmhdanas/UART-protocol/star":{"post":"WKnS-1AkYG0_8HsBQFDLXh1XmPTkv0K3wMEWqOlkPqyhbFIpxhxC4GhUJRofLLqt4rhqg72PLcEVOklgezsROg"},"/mnmhdanas/UART-protocol/unstar":{"post":"ELM_GJe8S9yvsVZc44T2O05h_kq7TNmZtfQy83CTkoqf8FFBEWgXSYXBb6swFpiBZ2YJyqO-TAOuYPFL83Wrsw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Qvj6r9GBEN6oRWz6puBiQdk1XVPg7Skgzi_G3OUFNAzSqcfqoqocz7ti6QuSdtZlE20MkHPIb4N5j6PHWKQSXw"}}},"title":"Repository search results"}