@@ -3249,22 +3249,22 @@ MachineBasicBlock *AArch64TargetLowering::EmitInstrWithCustomInserter(
3249
3249
return EmitZTInstr(MI, BB, AArch64::MOVT_TIZ, /*Op0IsDef=*/true);
3250
3250
3251
3251
case AArch64::AUTx16x17:
3252
- fixupBlendComponents (MI, BB, MI.getOperand(1), MI.getOperand(2),
3253
- &AArch64::GPR64noipRegClass);
3252
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(1), MI.getOperand(2),
3253
+ &AArch64::GPR64noipRegClass);
3254
3254
return BB;
3255
3255
case AArch64::AUTxMxN:
3256
- fixupBlendComponents (MI, BB, MI.getOperand(4), MI.getOperand(5),
3257
- &AArch64::GPR64noipRegClass);
3256
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(4), MI.getOperand(5),
3257
+ &AArch64::GPR64noipRegClass);
3258
3258
return BB;
3259
3259
case AArch64::PAC:
3260
3260
fixupPtrauthDiscriminator(MI, BB, MI.getOperand(3), MI.getOperand(4),
3261
3261
&AArch64::GPR64noipRegClass);
3262
3262
return BB;
3263
3263
case AArch64::AUTPAC:
3264
- fixupBlendComponents (MI, BB, MI.getOperand(1), MI.getOperand(2),
3265
- &AArch64::GPR64noipRegClass);
3266
- fixupBlendComponents (MI, BB, MI.getOperand(4), MI.getOperand(5),
3267
- &AArch64::GPR64noipRegClass);
3264
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(1), MI.getOperand(2),
3265
+ &AArch64::GPR64noipRegClass);
3266
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(4), MI.getOperand(5),
3267
+ &AArch64::GPR64noipRegClass);
3268
3268
return BB;
3269
3269
}
3270
3270
}
0 commit comments