@@ -3246,20 +3246,20 @@ MachineBasicBlock *AArch64TargetLowering::EmitInstrWithCustomInserter(
3246
3246
&AArch64::GPR64noipRegClass);
3247
3247
return BB;
3248
3248
case AArch64::AUTH_TCRETURN:
3249
- fixupBlendComponents (MI, BB, MI.getOperand(3), MI.getOperand(4),
3250
- &AArch64::tcGPR64RegClass);
3249
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(3), MI.getOperand(4),
3250
+ &AArch64::tcGPR64RegClass);
3251
3251
return BB;
3252
3252
case AArch64::AUTH_TCRETURN_BTI:
3253
- fixupBlendComponents (MI, BB, MI.getOperand(3), MI.getOperand(4),
3254
- &AArch64::tcGPRnotx16x17RegClass);
3253
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(3), MI.getOperand(4),
3254
+ &AArch64::tcGPRnotx16x17RegClass);
3255
3255
return BB;
3256
3256
case AArch64::BLRA:
3257
- fixupBlendComponents (MI, BB, MI.getOperand(2), MI.getOperand(3),
3258
- &AArch64::GPR64noipRegClass);
3257
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(2), MI.getOperand(3),
3258
+ &AArch64::GPR64noipRegClass);
3259
3259
return BB;
3260
3260
case AArch64::BLRA_RVMARKER:
3261
- fixupBlendComponents (MI, BB, MI.getOperand(4), MI.getOperand(5),
3262
- &AArch64::GPR64noipRegClass);
3261
+ fixupPtrauthDiscriminator (MI, BB, MI.getOperand(4), MI.getOperand(5),
3262
+ &AArch64::GPR64noipRegClass);
3263
3263
return BB;
3264
3264
}
3265
3265
}
0 commit comments