{"payload":{"header_redesign_enabled":false,"results":[{"id":"714166271","archived":false,"color":"#DAE1C2","followers":3,"has_funding_file":false,"hl_name":"hglee/AlchitryAuFpgaExample","hl_trunc_description":"Alchitry Au FPGA Board Example Project","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":714166271,"name":"AlchitryAuFpgaExample","owner_id":427595,"owner_login":"hglee","updated_at":"2024-01-12T01:09:28.656Z","has_issues":true}},"sponsorable":false,"topics":["fpga","ddr","uart","systemverilog","example-project","fifo","artix-7","microblaze-mcs","ft600","alchitry","alchitry-au"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahglee%252FAlchitryAuFpgaExample%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/hglee/AlchitryAuFpgaExample/star":{"post":"8YTA4Lr5hWl-ddKOEmsOR1FXDxTR83r_zR7d6bx-_kqYD937v2rkCzu0RIjt573HVgltnsVWqmqqNnBuNkjiLA"},"/hglee/AlchitryAuFpgaExample/unstar":{"post":"6g-I4cWEn8Fz3KB30td2bEHOApeTnNRM08Iq0JXPSVWEbkt30rm_kM0spEpylM_S4YWpfEL9eNRBfkOVlROBmQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Wa9ieBG0DmjZlQU3p1fHeUvCCWGlP2F7ZFbZVojfFtQHgpd7wzrwn3A6Sswh1CYFwFfdz7OPE-9rzKyA05Dz1g"}}},"title":"Repository search results"}