Skip to content

Block stitching instance numbers are fragile #2035

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
grebe opened this issue Apr 11, 2025 · 0 comments
Open

Block stitching instance numbers are fragile #2035

grebe opened this issue Apr 11, 2025 · 0 comments
Labels
codegen Related to emitting (System)Verilog. stitching Issues related to stitching, multi-proc codegen, and integration with external verilog modules

Comments

@grebe
Copy link
Collaborator

grebe commented Apr 11, 2025

Block stitching adds instance number suffixes when instantiating blocks. New-style proc codegen might naturally clean this up, but in the interim it's annoying that instance names are fragile.

It would be better if the instance numbers were per-instantiated-block, e.g. instead of

inst A_0, inst B_1, inst A_2

you got

inst A_0
inst B_0
inst A_1
@grebe grebe added codegen Related to emitting (System)Verilog. stitching Issues related to stitching, multi-proc codegen, and integration with external verilog modules labels Apr 11, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
codegen Related to emitting (System)Verilog. stitching Issues related to stitching, multi-proc codegen, and integration with external verilog modules
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@grebe