{"payload":{"header_redesign_enabled":false,"results":[{"id":"330132899","archived":false,"color":"#3572A5","followers":15,"has_funding_file":false,"hl_name":"esynr3z/pyhdlsim","hl_trunc_description":"Example of Python and PyTest powered workflow for a HDL simulation","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":330132899,"name":"pyhdlsim","owner_id":41477339,"owner_login":"esynr3z","updated_at":"2021-01-17T18:25:43.638Z","has_issues":true}},"sponsorable":false,"topics":["python","asic","fpga","pytest","rtl","verilog","icarus-verilog","hdl","modelsim","system-verilog","vivado-simulator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aesynr3z%252Fpyhdlsim%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/esynr3z/pyhdlsim/star":{"post":"2JM5L_MkAahCaBa-HQPGWEQf5u-YnWMlDWMWjltjxgKf8DaT8l2Q43aFeF7ncIAJWc-XZu61FjRTOtppXHkbAw"},"/esynr3z/pyhdlsim/unstar":{"post":"ezKfmfnjJeglc1dMrKhd3wMcCiEwEUbgMeqLwBxwYcXE0j-bNyXzad_w3gfjIc92H5rHQnXq9yaIwVYZ3nvPBw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7LRacU2HOzv4hdO7m8DW-avCXzjIVjlvRGomh8ffpXAey9_fak4SgoE5iMk1iae1Ai80g7i1NoJFakDYxsiFpw"}}},"title":"Repository search results"}