{"payload":{"header_redesign_enabled":false,"results":[{"id":"107660616","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"egk696/EDAC_SDRAM_Controller","hl_trunc_description":"Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":107660616,"name":"EDAC_SDRAM_Controller","owner_id":1547699,"owner_login":"egk696","updated_at":"2017-10-30T01:17:04.670Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","embedded-systems","vivado","fault-tolerant","quartus-prime","sdram","sdram-controller","cots-sdram"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aegk696%252FEDAC_SDRAM_Controller%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/egk696/EDAC_SDRAM_Controller/star":{"post":"-zMo6bs3hcb1ltqcjN551mVRHPJZ2sC4-K_qMif0P5SlIXndssosG5jvz66GJ83x-S5zX7pcD0MW_pXYXiHVpQ"},"/egk696/EDAC_SDRAM_Controller/unstar":{"post":"R7RmFxTMaXUqBFPI1zVkUE9V1_HbQlacn_lhmen5vPQqVYKWlPb62-9oc_GBFLwaUdL-tsp3-sweKFdVBT6UcA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5oZOl1gyhzErG8jIBA2D1EOz6NTVwZYy_hK8vf_ZGsQj4IwmnLjytQVol6j4sG5-WIfurhosomUCu0cuENrLCw"}}},"title":"Repository search results"}