{"payload":{"header_redesign_enabled":false,"results":[{"id":"237018577","archived":false,"color":"#555555","followers":10,"has_funding_file":false,"hl_name":"efabless/ravenna","hl_trunc_description":"32-bit RISC-V microcontroller","language":"C","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":237018577,"name":"ravenna","owner_id":3238299,"owner_login":"efabless","updated_at":"2021-09-11T14:12:19.989Z","has_issues":true}},"sponsorable":false,"topics":["magic","open","source","riscv","vlsi","risc-v","vlsi-design","qflow"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aefabless%252Fravenna%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/efabless/ravenna/star":{"post":"jppqQLjX58wqnoXKX6ZZR_mtNsVQWvWbd1CPTyCnlsD_oiCaiZixu6c81rDwdCZx-NC7CYW9XAnZBvQlrbvOEw"},"/efabless/ravenna/unstar":{"post":"NWuzQ8zGWNWH8Y9j3dRdvLR0D870VCYOxbFkDhEroY_-R9vaM6420c-4PJ342QewwyxXBkZtgXPHwZTEIUSGMQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"NkM-fnm_w8HvAgRNvvFR01bCdQMztGIh91zLNqwND0RxpwcU6rw0pyucbbB0ckv2qrqp-9BX04NOrd829R_zrg"}}},"title":"Repository search results"}