{"payload":{"header_redesign_enabled":false,"results":[{"id":"829576500","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"disabel1a/parametrized_UART","hl_trunc_description":"Fully parameterizable uart (data width, clock frequency, parity bit [ON/OFF];[ODD/EVEN], stop bit length, baud rate, seniority [DESC/ASC])","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":829576500,"name":"parametrized_UART","owner_id":144176071,"owner_login":"disabel1a","updated_at":"2024-07-16T18:00:09.964Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","verilog","systemverilog","uart-protocol","seniority","baud-rate","parity-check","parametrized-uart","stop-bit-length"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":106,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adisabel1a%252Fparametrized_UART%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/disabel1a/parametrized_UART/star":{"post":"-paqX7wryrSAtfxd2cnXoMJBCooqRskPn3PHERH0tuCVYx6RXtbpxlw5OMBFVbjeP6-RDv1yRiAzVtxeDsxqNg"},"/disabel1a/parametrized_UART/unstar":{"post":"L4GpZ9pQ8E_xzXO1MqY23aC6PTKeoBxoZ4DV1N-6zC_w6ukA4SYAehzbJp3TTdjBkr0Gt36_bh0lWQgim7teqQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vOhxngsCo0EH_M0tOr6dDR6RKSvGiNfXqzUFe4Z50DqynzEeDLtSNWpVs0Mg2b9zoqxnMySzcuH-PUfYfMUnmQ"}}},"title":"Repository search results"}