Replies: 20 comments
-
|
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Hi. |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
@nooberfsh Thanks for your dump. Unfortunately I'm finding no hint in this register. Can you show me how your 9950X memory controller is decoded with: |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
@cyring Sure |
Beta Was this translation helpful? Give feedback.
0 replies
-
Hello, # UMC::BaseAddr
## Channel 0
./zencli smu 0x50000
./zencli smu 0x50004
./zencli smu 0x50008
./zencli smu 0x5000c
## Channel 1
./zencli smu 0x150000
./zencli smu 0x150004
./zencli smu 0x150008
./zencli smu 0x15000c
# UMC::BaseAddrSec
## Channel 0
./zencli smu 0x50010
./zencli smu 0x50014
./zencli smu 0x50018
./zencli smu 0x5001c
## Channel 1
./zencli smu 0x150010
./zencli smu 0x150014
./zencli smu 0x150018
./zencli smu 0x15001c
# UMC::AddrMask
## Channel 0
./zencli smu 0x50020
./zencli smu 0x50024
./zencli smu 0x50028
./zencli smu 0x5002c
## Channel 1
./zencli smu 0x150020
./zencli smu 0x150024
./zencli smu 0x150028
./zencli smu 0x15002c
# UMC::AddrMaskSec
## Channel 0
./zencli smu 0x50030
./zencli smu 0x50034
./zencli smu 0x50038
./zencli smu 0x5003c
## Channel 1
./zencli smu 0x150030
./zencli smu 0x150034
./zencli smu 0x150038
./zencli smu 0x15003cAnd also # UMC::AddrCfg
## Channel 0
./zencli smu 0x50040
./zencli smu 0x50044
./zencli smu 0x50048
./zencli smu 0x5004c
## Channel 1
./zencli smu 0x150040
./zencli smu 0x150044
./zencli smu 0x150048
./zencli smu 0x15004c
# UMC::DimmCfg
## Channel 0
./zencli smu 0x50090
./zencli smu 0x50094
## Channel 1
./zencli smu 0x150090
./zencli smu 0x150094 |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Sure, but I can't access my PC until this weekend, I'll post the result as soon as possible. |
Beta Was this translation helpful? Give feedback.
0 replies
-
Will you also please have a try to the branch develop_amd_ext_apic_id and post the output of |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Beta Was this translation helpful? Give feedback.
0 replies
-
It seems the branch doesn't exist |
Beta Was this translation helpful? Give feedback.
0 replies
-
Everything has been merged, you can now pull latest commits from master. |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Beta Was this translation helpful? Give feedback.
0 replies
-
|
@nooberfsh Thank you for your answers.
|
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Sure |
Beta Was this translation helpful? Give feedback.
0 replies
-
Thank you. Can you switch to the Make sure to unload previous version. I would like to see the output of: |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Beta Was this translation helpful? Give feedback.
0 replies
-
|
@nooberfsh Thanks.
Fyi, your output is stored in Wiki/CPU support/Ryzen 9 9950X/MPG X670E CARBON WIFI |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Thanks for making a such great project. |
Beta Was this translation helpful? Give feedback.
0 replies
-
Although register is accessible and (Edit) As a fix, I'm reserving to Zen-2 the aggregation in new commit 09a1d36 which should print as |
Beta Was this translation helpful? Give feedback.
0 replies
-
|
Dev ceased |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
DDR5 Query
What is “non-binary” memory?
To decode the 24GB or 48GB DIMM geometry, can anyone dump some registers ?
[AMD] Zen 4 or 5
# Compile the tool cc zencli.c -o zencliDdrTypebits-field I expect to find some new DDR5 type values or something in theReservedpart[Intel]
Beta Was this translation helpful? Give feedback.
All reactions