{"payload":{"header_redesign_enabled":false,"results":[{"id":"426396306","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"chrisskiberg/TFE4152-Project-SPICE","hl_trunc_description":"SPICE code for the project in the course TFE4152. With the implemented design of the analog circuit. And a testbench for the design.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":426396306,"name":"TFE4152-Project-SPICE","owner_id":58055220,"owner_login":"chrisskiberg","updated_at":"2021-11-19T08:10:11.721Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achrisskiberg%252FTFE4152-Project-SPICE%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/chrisskiberg/TFE4152-Project-SPICE/star":{"post":"MZg8S5LCuHGlpwCopHT1o9evDtH9f08N2rnOwztMa7Cfa23bBUc0ZvsPk3KylSLKxHNPY3xK0-jzTmoyOfzxtg"},"/chrisskiberg/TFE4152-Project-SPICE/unstar":{"post":"9h9Ekkws0XoYYy5zcZHFCpLaVtN7UO8kWf6QXy8MnlmM5arREB2pryB8RUWs1QBFapoaZgZRYs8q8x0W8wTMBg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7y2DwEGHAEvUqpcUxh_vbF85ln_e7clS0o04oBVRKdRAckV-gMG3XW2FHCqVNaH8CrdnzX6_gweXjKTsleHxTg"}}},"title":"Repository search results"}