cbgInstrInfo.h

//===- cbgInstrInfo.h - cbg Instruction Information ---------*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the cbg implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//

#ifndef CBGINSTRUCTIONINFO_H
#define CBGINSTRUCTIONINFO_H

#include "cbg.h"
#include "llvm/Target/TargetInstrInfo.h"
#include "cbgRegisterInfo.h"

namespace llvm {

/// SPII - This namespace holds all of the target specific flags that
/// instruction info tracks.
///
namespace SPII {
  enum {
    Pseudo = (1<<0),
    Load = (1<<1),
    Store = (1<<2),
    DelaySlot = (1<<3)
  };
}

namespace CBG {
  CBGCC::CondCodes getOppositeBranchCondition(CBGCC::CondCodes CC);
}

class cbgInstrInfo : public TargetInstrInfoImpl {
  const cbgRegisterInfo RI;
  const cbgSubtarget& Subtarget;

public:
  explicit cbgInstrInfo(cbgSubtarget &ST);

  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As
  /// such, whenever a client has an instance of instruction info, it should
  /// always be able to get register info as well (through this method).
  ///
  virtual const cbgRegisterInfo &getRegisterInfo() const { return RI; }

  /// isLoadFromStackSlot - If the specified machine instruction is a direct
  /// load from a stack slot, return the virtual or physical register number of
  /// the destination along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than loading from the stack slot.
  virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
                                       int &FrameIndex) const;
  
  /// isStoreToStackSlot - If the specified machine instruction is a direct
  /// store to a stack slot, return the virtual or physical register number of
  /// the source reg along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than storing to the stack slot.
  virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
                                      int &FrameIndex) const;


  virtual bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
                             MachineBasicBlock *&FBB,
                             SmallVectorImpl<MachineOperand> &Cond,
                             bool AllowModify = false) const ;

  virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const;

  virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
                                MachineBasicBlock *FBB,
                                const SmallVectorImpl<MachineOperand> &Cond,
                                DebugLoc DL) const;

  virtual void copyPhysReg(MachineBasicBlock &MBB,
                           MachineBasicBlock::iterator I, DebugLoc DL,
                           unsigned DestReg, unsigned SrcReg,
                           bool KillSrc) const;
  
  virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
                                   MachineBasicBlock::iterator MBBI,
                                   unsigned SrcReg, bool isKill, int FrameIndex,
                                   const TargetRegisterClass *RC,
                                   const TargetRegisterInfo *TRI) const;

  virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
                                    MachineBasicBlock::iterator MBBI,
                                    unsigned DestReg, int FrameIndex,
                                    const TargetRegisterClass *RC,
                                    const TargetRegisterInfo *TRI) const;
  
  unsigned getGlobalBaseReg(MachineFunction *MF) const;

//  /// isPredicated - Returns true if the instruction is already predicated.
//  ///
//  virtual bool isPredicated(const MachineInstr *MI);
//
//  /// PredicateInstruction - Convert the instruction into a predicated
//  /// instruction. It returns true if the operation was successful.
//  virtual
//  bool PredicateInstruction(MachineInstr *MI,
//                        const SmallVectorImpl<MachineOperand> &Pred) const;
//
//  /// SubsumesPredicate - Returns true if the first specified predicate
//  /// subsumes the second, e.g. GE subsumes GT.
//  virtual
//  bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
//                         const SmallVectorImpl<MachineOperand> &Pred2) const;
//
//  /// DefinesPredicate - If the specified instruction defines any predicate
//  /// or condition code register(s) used for predication, returns true as well
//  /// as the definition predicate(s) by reference.
//  virtual bool DefinesPredicate(MachineInstr *MI,
//                                std::vector<MachineOperand> &Pred) const;

};

}

#endif