{"payload":{"header_redesign_enabled":false,"results":[{"id":"490437644","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"celuk/picosoc-port-basys3","hl_trunc_description":"Port of picosoc (picorv32) for BASYS3 FPGA BOARD","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":490437644,"name":"picosoc-port-basys3","owner_id":69979568,"owner_login":"celuk","updated_at":"2022-05-09T20:51:45.037Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":84,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aceluk%252Fpicosoc-port-basys3%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/celuk/picosoc-port-basys3/star":{"post":"BISfv3G75_q7lRR2O8HuIgYTiqVa92BluKWimF3xb-sgC6jBdk10o7TkNl1yeiQu-0RWcBuf4LutBQ5TkgEWmw"},"/celuk/picosoc-port-basys3/unstar":{"post":"2uuE5z5FxO7-phudKNB3nEc7S3UwTMu6QadTmQiWYz4qqcth3oAXMuG6AlDCrAdb7IrgtOvok-FNCcYErmJXyQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"i9FZHWnWvwTso2yDkmiuv_LY85BQs30GGQ7gx5qBDFUTy2NjYgMxF8qr9w7GEcqJ4u2nNgI-EzTWT3HAhLt5nA"}}},"title":"Repository search results"}