-
Notifications
You must be signed in to change notification settings - Fork 0
/
config.kibot.yaml
220 lines (215 loc) · 5.37 KB
/
config.kibot.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
kibot:
version: 1
global:
filters:
- number: 1007
- number: 1015
- number: 58
outputs:
# MANUFACTURE ARTWORK
#JLCPCB outputs
- name: JLCPCB_gerbers
comment: Gerbers compatible with JLCPCB
type: gerber
dir: Output/Manufacturers/JLCPCB
options:
exclude_edge_layer: true
exclude_pads_from_silkscreen: true
plot_sheet_reference: false
plot_footprint_refs: true
plot_footprint_values: false
force_plot_invisible_refs_vals: false
tent_vias: true
use_protel_extensions: true
create_gerber_job_file: false
disable_aperture_macros: true
gerber_precision: 4.6
use_gerber_x2_attributes: false
use_gerber_net_attributes: false
line_width: 0.1
subtract_mask_from_silk: true
inner_extension_pattern: .gp%n
layers: &id002
- layer: F.Cu
suffix: F_Cu
description: Front copper
- layer: B.Cu
suffix: B_Cu
description: Bottom copper
- layer: F.Paste
suffix: F_Paste
description: Front solder paste
- layer: B.Silkscreen
suffix: B_Silkscreen
description: Bottom silkscreen (artwork)
- layer: F.Silkscreen
suffix: F_Silkscreen
description: Front silkscreen (artwork)
- layer: B.Mask
suffix: B_Mask
description: Bottom soldermask (negative)
- layer: F.Mask
suffix: F_Mask
description: Front soldermask (negative)
- layer: Edge.Cuts
suffix: Edge_Cuts
description: Board shape
- name: JLCPCB_drill
comment: Drill files compatible with JLCPCB
type: excellon
dir: Output/Manufacturers/JLCPCB
options:
pth_and_npth_single_file: false
pth_id: -PTH
npth_id: -NPTH
metric_units: true
map: gerber
route_mode_for_oval_holes: false
output: '%f%i.%x'
- name: JLCPCB
comment: ZIP file for JLCPCB
type: compress
dir: Output/Manufacturers
options:
files:
- from_output: JLCPCB_gerbers
dest: /
- from_output: JLCPCB_drill
dest: /
# PCBWay outputs
- name: PCBWay_gerbers
comment: Gerbers compatible with PCBWay
type: gerber
dir: Output/Manufacturers/PCBWay
options: &gerber_options
exclude_edge_layer: true
exclude_pads_from_silkscreen: true
plot_sheet_reference: false
plot_footprint_refs: true
plot_footprint_values: true
force_plot_invisible_refs_vals: false
tent_vias: true
use_protel_extensions: true
create_gerber_job_file: false
output: "%f.%x"
gerber_precision: 4.6
use_gerber_x2_attributes: false
use_gerber_net_attributes: false
disable_aperture_macros: true
line_width: 0.1
subtract_mask_from_silk: false
inner_extension_pattern: '.gl%N'
layers:
- copper
- F.SilkS
- B.SilkS
- F.Mask
- B.Mask
- F.Paste
- B.Paste
- Edge.Cuts
- name: PCBWay_drill
comment: Drill files compatible with PCBWay
type: excellon
dir: Output/Manufacturers/PCBWay
options:
metric_units: false
minimal_header: true
zeros_format: SUPPRESS_LEADING
# left_digits: 3
# right_digits: 3
# See https://github.com/INTI-CMNB/kicad-ci-test-spora/issues/1
# and https://docs.oshpark.com/design-tools/gerbv/fix-drill-format/
left_digits: 2
right_digits: 4
pth_and_npth_single_file: false
pth_id: ''
npth_id: '-NPTH'
output: "%f%i.drl"
- name: PCBWay
comment: ZIP file for PCBWay
type: compress
dir: Output/Manufacturers
options:
format: ZIP
files:
- from_output: PCBWay_gerbers
dest: /
- from_output: PCBWay_drill
dest: /
# BOM OUTPUTS
# BOMs in hand-place format (ibom), and generic CSV BOM.
- name: basic_ibom
comment: Interactive HTML BoM
type: ibom
dir: Output/Assembly
options:
include_tracks: true
dark_mode: true
- name: 'bom_csv'
comment: "Bill of Materials in CSV format"
type: bom
dir: Output/Assembly
# DOCUMENTATION
# Basic design info first, schem & images.
- name: basic_pcbdraw_png_jlcpcb_green_hasl_top
comment: PCB 2D render in PNG format, using jlcpcb-green-hasl style
type: pcbdraw
dir: Output
options:
style: jlcpcb-green-hasl
format: png
- name: basic_pcbdraw_png_jlcpcb_green_hasl_bot
comment: PCB 2D render in PNG format, using jlcpcb-green-hasl style
type: pcbdraw
dir: Output
options:
bottom: true
style: jlcpcb-green-hasl
format: png
- name: basic_pdf_sch_print
comment: Schematic in PDF format
type: pdf_sch_print
dir: Output
# Diffs for both schem & PCB between current and last commit. Maybe change to KIBOT_TAG-n for "old" when releases working.
- name: basic_diff_pcb
comment: PCB diff between the last two changes
type: diff
dir: Output/DiffChanges
layers:
- layer: F.Cu
suffix: F_Cu
description: Front copper
- layer: B.Cu
suffix: B_Cu
description: Bottom copper
- layer: B.Silkscreen
suffix: B_Silkscreen
description: Bottom silkscreen (artwork)
- layer: F.Silkscreen
suffix: F_Silkscreen
description: Front silkscreen (artwork)
- layer: Edge.Cuts
suffix: Edge_Cuts
description: Board shape
options:
old: HEAD~
old_type: git
new: HEAD
new_type: git
cache_dir: /mnt/logdimmer/.cache
add_link_id: true
copy_instead_of_link: true
- name: basic_diff_sch
comment: Schematic diff between the last two changes
type: diff
dir: Output/DiffChanges
options:
old: HEAD~
old_type: git
new: HEAD
new_type: git
cache_dir: /mnt/logdimmer/.cache
add_link_id: true
copy_instead_of_link: true
pcb: false