Collapse file tree

Files

 master

/

riscv

/

Copy path

Directory actions

More options

More options

Directory actions

More options

More options

Latest commit

rth7680

target/riscv: Use insn_start from DisasContextBase

Open commit details

Apr 9, 2024

401aa60 · Apr 9, 2024

History

History

Open commit details

This branch is 9386 commits behind qemu/qemu:master.

/

riscv

/

Top

Folders and files

Name		Name	Last commit message	Last commit date
parent directory ..
insn_trans		insn_trans	target/riscv: enable 'vstart_eq_zero' in the end of insns	Mar 22, 2024
kvm		kvm	target/riscv/kvm: fix timebase-frequency when using KVM acceleration	Mar 22, 2024
tcg		tcg	target/riscv: rvv: Remove the dependency of Zvfbfmin to Zfbfmin	Mar 22, 2024
Kconfig		Kconfig	kconfig: use "select" to enable semihosting	Feb 9, 2024
XVentanaCondOps.decode		XVentanaCondOps.decode	target/riscv: Add XVentanaCondOps custom extension	Feb 16, 2022
arch_dump.c		arch_dump.c	target/riscv: Fix format for comments	May 5, 2023
bitmanip_helper.c		bitmanip_helper.c	target/riscv: rvk: add support for zbkx extension	Apr 29, 2022
common-semi-target.h		common-semi-target.h	semihosting: Split out common-semi-target.h	Jun 27, 2022
cpu-param.h		cpu-param.h	target/riscv: Remove NB_MMU_MODES define	Mar 13, 2023
cpu-qom.h		cpu-qom.h	target/riscv: add rv32i, rv32e and rv64e CPUs	Feb 9, 2024
cpu.c		cpu.c	target/riscv: do not enable all named features by default	Mar 22, 2024
cpu.h		cpu.h	target/riscv: mcountinhibit, mcounteren, scounteren, hcounteren is 32…	Mar 8, 2024
cpu_bits.h		cpu_bits.h	target/riscv: FCSR doesn't contain vxrm and vxsat	Feb 9, 2024
cpu_cfg.h		cpu_cfg.h	target/riscv: do not enable all named features by default	Mar 22, 2024
cpu_helper.c		cpu_helper.c	target/riscv: Fix mode in riscv_tlb_fill	Mar 22, 2024
cpu_user.h		cpu_user.h	Supply missing header guards	Jun 12, 2019
cpu_vendorid.h		cpu_vendorid.h	target/riscv: add Ventana's Veyron V1 CPU	May 5, 2023
crypto_helper.c		crypto_helper.c	target/riscv: Use accelerated helper for AES64KS1I	Sep 11, 2023
csr.c		csr.c	target/riscv: UPDATE xATP write CSR	Mar 8, 2024
debug.c		debug.c	target/riscv: Implement optional CSR mcontext of debug Sdtrig extension	Feb 9, 2024
debug.h		debug.h	target/riscv: Allocate itrigger timers only once	Sep 11, 2023
fpu_helper.c		fpu_helper.c	riscv: Add support for the Zfa extension	Jul 10, 2023
gdbstub.c		gdbstub.c	gdbstub: Add members to identify registers to GDBFeature	Feb 28, 2024
helper.h		helper.h	target/riscv: Add Zvksed ISA extension support	Sep 11, 2023
insn16.decode		insn16.decode	target/riscv: add support for Zcmt extension	May 5, 2023
insn32.decode		insn32.decode	target/riscv: Add support for Zacas extension	Jan 10, 2024
instmap.h		instmap.h	target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()	Sep 7, 2022
internals.h		internals.h	target/riscv: Use env_archcpu() in [check_]nanbox()	Nov 7, 2023
m128_helper.c		m128_helper.c	target/helpers: Remove unnecessary 'qemu/main-loop.h' header	Aug 31, 2023
machine.c		machine.c	target/riscv: mcountinhibit, mcounteren, scounteren, hcounteren is 32…	Mar 8, 2024
meson.build		meson.build	target/riscv: move KVM only files to kvm subdir	Oct 12, 2023
monitor.c		monitor.c	riscv: spelling fixes	Sep 8, 2023
op_helper.c		op_helper.c	target/riscv: Replace cpu_mmu_index with riscv_env_mmu_index	Feb 3, 2024
pmp.c		pmp.c	target/riscv: pmp: Ignore writes when RW=01 and MML=0	Jan 10, 2024
pmp.h		pmp.h	target/riscv/pmp: Use hwaddr instead of target_ulong for RV32	Jan 10, 2024
pmu.c		pmu.c	target/riscv: Add "pmu-mask" property to replace "pmu-num"	Nov 7, 2023
pmu.h		pmu.h	target/riscv: Add missing include guard in pmu.h	Mar 8, 2024
riscv-qmp-cmds.c		riscv-qmp-cmds.c	target: Improve error reporting for CpuModelInfo member @props	Mar 12, 2024
sbi_ecall_interface.h		sbi_ecall_interface.h	target/riscv: Fix format for comments	May 5, 2023
time_helper.c		time_helper.c	target/riscv: Simplify type conversion for CPURISCVState	May 5, 2023
time_helper.h		time_helper.h	target/riscv: Simplify type conversion for CPURISCVState	May 5, 2023
trace-events		trace-events	target/riscv: Add ePMP CSR access functions	May 11, 2021
trace.h		trace.h	trace: switch position of headers to what Meson requires	Aug 21, 2020
translate.c		translate.c	target/riscv: Use insn_start from DisasContextBase	Apr 9, 2024
vcrypto_helper.c		vcrypto_helper.c	target/riscv/vector_helpers: do early exit when vstart >= vl	Mar 22, 2024
vector_helper.c		vector_helper.c	target/riscv/vector_helper.c: optimize loops in ldst helpers	Mar 22, 2024
vector_internals.c		vector_internals.c	target/riscv/vector_helpers: do early exit when vstart >= vl	Mar 22, 2024
vector_internals.h		vector_internals.h	target/riscv/vector_helpers: do early exit when vstart >= vl	Mar 22, 2024
xthead.decode		xthead.decode	RISC-V: Adding XTheadFmv ISA extension	Feb 6, 2023
zce_helper.c		zce_helper.c	target/riscv: add support for Zcmt extension	May 5, 2023
View all files