We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
Dsu
1 parent 77fa96e commit 4c0d0f0Copy full SHA for 4c0d0f0
hal/src/peripherals/dsu.rs
@@ -15,9 +15,9 @@ pub struct Dsu {
15
/// PAC peripheral
16
dsu: pac::Dsu,
17
// AHB clock
18
- _ahb_clk: DsuAhbClk,
+ ahb_clk: DsuAhbClk,
19
// APB clock
20
- _apb_clk: DsuApbClk,
+ apb_clk: DsuApbClk,
21
}
22
23
/// Errors from hardware
@@ -64,8 +64,8 @@ impl Dsu {
64
} else {
65
Ok(Self {
66
dsu,
67
- _ahb_clk: ahb_clk,
68
- _apb_clk: apb_clk,
+ ahb_clk,
+ apb_clk,
69
})
70
71
@@ -76,7 +76,7 @@ impl Dsu {
76
pac.wrctrl()
77
.write(|w| unsafe { w.perid().bits(33).key().set_() });
78
79
- (self.dsu, self._ahb_clk, self._apb_clk)
+ (self.dsu, self.ahb_clk, self.apb_clk)
80
81
82
/// Clear bus error bit
0 commit comments