-
Notifications
You must be signed in to change notification settings - Fork 0
/
ov7670_fifo_test.qpf
28 lines (25 loc) · 1.21 KB
/
ov7670_fifo_test.qpf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
############################################################################
# Copyright 2019 Intel Corporation.
#
# This reference design file is subject licensed to you by the terms and
# conditions of the applicable License Terms and Conditions for Hardware
# Reference Designs and/or Design Examples (either as signed by you or
# found at https://www.altera.com/common/legal/leg-license_agreement.html ).
#
# As stated in the license, you agree to only use this reference design
# solely in conjunction with Intel FPGAs or Intel CPLDs.
#
# THE REFERENCE DESIGN IS PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
# WARRANTY OF ANY KIND INCLUDING WARRANTIES OF MERCHANTABILITY,
# NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. Intel does not
# warrant or assume responsibility for the accuracy or completeness of any
# information, links or other items within the Reference Design and any
# accompanying materials.
#
# In the event that you do not agree with such terms and conditions, do not
# use the reference design file.
############################################################################
QUARTUS_VERSION = "18.1"
DATE = "18:34:04 October 27, 2019"
# Revisions
PROJECT_REVISION = "ov7670_fifo_test"