verilog.md

add to begin in every sythezable verilog file to raising error if signal type not defined well:

`default_nettype none