Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Did you plan to used Force-riscv to generate random-instruction? #101

Open
MasterJerryZh opened this issue Jan 8, 2022 · 0 comments
Open

Did you plan to used Force-riscv to generate random-instruction? #101

MasterJerryZh opened this issue Jan 8, 2022 · 0 comments

Comments

@MasterJerryZh
Copy link

Hi, as I known, force-riscv can generate random-instruction faster than riscv-dv because of its base on C++. Did you have a plan to used force-riscv to generate random-instruction in your dv env next up?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@MasterJerryZh