{"payload":{"header_redesign_enabled":false,"results":[{"id":"482016397","archived":false,"color":"#3572A5","followers":16,"has_funding_file":false,"hl_name":"ClarkFieseln/FPGA_HW_SIM_FWK","hl_trunc_description":"FPGA Hardware Simulation Framework","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":482016397,"name":"FPGA_HW_SIM_FWK","owner_id":54716944,"owner_login":"ClarkFieseln","updated_at":"2023-01-01T17:17:13.872Z","has_issues":true}},"sponsorable":false,"topics":["python","emulator","api","simulator","fpga","simulation","emulation","pyqt5","vhdl","python3","python-3","pyqt","hdl","vhdl-code","fpga-programming"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AClarkFieseln%252FFPGA_HW_SIM_FWK%2B%2Blanguage%253APython","metadata":null,"csrf_tokens":{"/ClarkFieseln/FPGA_HW_SIM_FWK/star":{"post":"lZrzGK4PnFg_4Hiw1vb2Dz_51glItx2k6XxwhCgaoQQUW6fsZ4rb7NsFto76mqwL-3Gz3tz8bVD0KyR6QbbwzQ"},"/ClarkFieseln/FPGA_HW_SIM_FWK/unstar":{"post":"PzZ5HMtzjGVU4tRop96sHPfw4xM9pDsWkqooshUpJaxxinOLIBWB7XqdBEa1QTO2u2uG7wgITnMGWBoMp0seRg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Di2C_OBMJSb-GKgq4pxMWPLlTHCdFQ1IWIEVEd8kNstiMBzuvNihamo-c12fGL0yyPmUpOGiuStbrAJflLU6yA"}}},"title":"Repository search results"}