Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Hello. Does the prefetch address generated by Pythia sequentially access L1D, L2, LLC, and DRAM? I mean, does the prefetch address generated by Pythia access the cache and main memory in a traditional manner? #14

Open
szuhzw opened this issue Dec 2, 2024 · 0 comments
Open

Hello. Does the prefetch address generated by Pythia sequentially access L1D, L2, LLC, and DRAM? I mean, does the prefetch address generated by Pythia access the cache and main memory in a traditional manner? #14

szuhzw opened this issue Dec 2, 2024 · 0 comments

Comments

@szuhzw
Copy link

szuhzw commented Dec 2, 2024

Hello. Does the prefetch address generated by Pythia sequentially access L1D, L2, LLC, and DRAM? I mean, does the prefetch address generated by Pythia access the cache and main memory in a traditional manner? @rahulbera
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@szuhzw