{"payload":{"header_redesign_enabled":false,"results":[{"id":"124594246","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"BasRizk/Tic-Tac-Toe-On-FPGA","hl_trunc_description":"A Tic-Tac-Toe with multiple level levels and flashing lights implementation using Hardware Definition Language (Verilog) and DE10-Lite Al…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":124594246,"name":"Tic-Tac-Toe-On-FPGA","owner_id":23220230,"owner_login":"BasRizk","updated_at":"2018-03-09T21:28:07.521Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","tic-tac-toe","verilog","altera","verilog-hdl","hardware-description-language"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ABasRizk%252FTic-Tac-Toe-On-FPGA%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/BasRizk/Tic-Tac-Toe-On-FPGA/star":{"post":"YiawtuDzzFGqI5UVapvPR16BOZY-rrYEf8apx5Gk-gc_7f5TLb7AwiqaJGklHjjx3ey5gZZ_b17HlQ3K_JRp2w"},"/BasRizk/Tic-Tac-Toe-On-FPGA/unstar":{"post":"v3_kXg0staqkjl6Ijs_q22ETIcpU0rTRPf1PsnP4jVp1TTsDrc1Ju4vY9WLpp6wF5ikw5iFEKC2wteoytEp8sw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"BAUcLAsbSQi2a0py61B0XmPzcyy7aOYBUE6aUhJKuoXYHUqBkWC6IJTIISlmmhlGUysuW_OJdBYj098CPtJqUg"}}},"title":"Repository search results"}