Skip to content

Commit 0b7c522

Browse files
committed
Smoke test: Add option for Verilator
1 parent 260e07d commit 0b7c522

File tree

1 file changed

+5
-1
lines changed

1 file changed

+5
-1
lines changed

examples/smoke_test/Makefile

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,10 @@ BSC=bsc -no-show-timestamps -no-show-version
77
## Default simulator is iverilog
88
VSIM = -vsim iverilog
99

10+
ifdef verilator
11+
VSIM = -vsim verilator
12+
endif
13+
1014
ifdef cvc
1115
VSIM = -vsim cvc
1216
endif
@@ -40,7 +44,7 @@ help:
4044
@echo
4145
@echo " The default Verilog simulator is iverilog. To specity an alternate"
4246
@echo " simulator, add one of the following to the comannad line:"
43-
@echo " cvc=1, vcs=1, vcsi=1, ncverilog=1, ncsim=1, modelsim=1"
47+
@echo " verilator=1, cvc=1, vcs=1, vcsi=1, ncverilog=1, ncsim=1, modelsim=1"
4448
@echo
4549
@echo "Useful targets:"
4650
@echo " smoke_test -- Run both 'smoke_test_vlog' and 'smoke_test_bsim'"

0 commit comments

Comments
 (0)