{"payload":{"header_redesign_enabled":false,"results":[{"id":"211245567","archived":false,"color":"#DAE1C2","followers":9,"has_funding_file":false,"hl_name":"AbhishekTaur/System-Verilog-Practice","hl_trunc_description":"Repository for system verilog labs from cadence","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":211245567,"name":"System-Verilog-Practice","owner_id":19242243,"owner_login":"AbhishekTaur","updated_at":"2020-02-09T00:51:19.080Z","has_issues":true}},"sponsorable":false,"topics":["verilog","systemverilog","cadence","cadence-incisive"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAbhishekTaur%252FSystem-Verilog-Practice%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/AbhishekTaur/System-Verilog-Practice/star":{"post":"38iRvmNa_YX-GN4iMtDutb1V3EmM1zI_MPPiqBaFt0ymsAu1I2bhWEo-oiEvpDLL_nFn-hVWnacXdR7LYOjw2g"},"/AbhishekTaur/System-Verilog-Practice/unstar":{"post":"A2j_mayZCxk8jkgrc187enEWdKw9nfPFaYjzoUC5CWOAWlddtblXAmPyFd7gTV_Mkp-PALaoPtM19gDBF5GP3g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lY8f2o8TGkmsM72MYsQtMWPpbxDY-QduLDI9xdVPlI36qh75MCKgnLWS5Ncy_9oSDH5jRbFY3KpzhFLYXOQVIA"}}},"title":"Repository search results"}