{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":13740589,"defaultBranch":"master","name":"arm-trusted-firmware","ownerLogin":"ARM-software","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2013-10-21T11:39:00.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/5690313?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1714165490.0","currentOid":""},"activityList":{"items":[{"before":"97d48be01658adb7859c02a36cf34706483666a2","after":"e2c3611cf109b6d69cbf68de874e034b309ffd73","ref":"refs/heads/master","pushedAt":"2024-09-03T04:41:55.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"mb/misc-fixes\" into integration\n\n* changes:\n  docs: fix typos in cot binding\n  fix(drtm): return proper values for DRTM get and set error SMCs\n  fix(tools): update the fiptool and certtool to fix POSIX build","shortMessageHtmlLink":"Merge changes from topic \"mb/misc-fixes\" into integration"}},{"before":"8e9bdc5b1d65f49546afbe97943d263a1332e67e","after":"97d48be01658adb7859c02a36cf34706483666a2","ref":"refs/heads/master","pushedAt":"2024-08-31T04:41:58.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(intel): update memcpy to memcpy_s\" into integration","shortMessageHtmlLink":"Merge \"fix(intel): update memcpy to memcpy_s\" into integration"}},{"before":"cc4f3838633e8faab00323228140c025d173ae00","after":"8e9bdc5b1d65f49546afbe97943d263a1332e67e","ref":"refs/heads/master","pushedAt":"2024-08-30T04:41:56.000Z","pushType":"push","commitsCount":31,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"us_tc4_rebase_v2\" into integration\n\n* changes:\n  feat(tc): bind DPU SMMU on TC4\n  feat(tc): bind GPU SMMU on TC4\n  feat(tc): update DT for Drage GPU\n  feat(tc): enable SME and SME2 options for TC4\n  feat(tc): add new TC4 RoS definitions\n  feat(tc): add system generic timer register definition for TC4\n  feat(tc): allow TARGET_VERSION=4\n  feat(tc): add MHUv3 register addresses for TC4\n  feat(tc): add device tree binding for TC4","shortMessageHtmlLink":"Merge changes from topic \"us_tc4_rebase_v2\" into integration"}},{"before":"8fb91783ffa96343dd8ebad9773d7c2055ea4496","after":"cc4f3838633e8faab00323228140c025d173ae00","ref":"refs/heads/master","pushedAt":"2024-08-28T04:41:58.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"clean-up-errata-compatibility\" into integration\n\n* changes:\n  refactor(cpus): remove cpu specific errata funcs\n  refactor(cpus): directly invoke errata reporter","shortMessageHtmlLink":"Merge changes from topic \"clean-up-errata-compatibility\" into integra…"}},{"before":"44418fce30938ee483fbfc79cc32fde33753d1aa","after":"8fb91783ffa96343dd8ebad9773d7c2055ea4496","ref":"refs/heads/master","pushedAt":"2024-08-24T04:41:41.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(intel): add in missing ECC register\" into integration","shortMessageHtmlLink":"Merge \"fix(intel): add in missing ECC register\" into integration"}},{"before":"4b6e4e618e141a4ba7eef6f4bfd0fc6455dc2cba","after":"44418fce30938ee483fbfc79cc32fde33753d1aa","ref":"refs/heads/master","pushedAt":"2024-08-23T04:41:38.000Z","pushType":"push","commitsCount":38,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topics \"rockchip\", \"rockchip-rk3588\" into integration\n\n* changes:\n  feat(rk3588): support SCMI for clock/reset domain\n  feat(rk3588): support rk3588","shortMessageHtmlLink":"Merge changes from topics \"rockchip\", \"rockchip-rk3588\" into integration"}},{"before":"abeb8ad6c13f84449f3012526bd1624f5474580d","after":"4b6e4e618e141a4ba7eef6f4bfd0fc6455dc2cba","ref":"refs/heads/master","pushedAt":"2024-08-21T04:41:38.000Z","pushType":"push","commitsCount":28,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"mp/simd_ctxt_mgmt\" into integration\n\n* changes:\n  feat(fvp): allow SIMD context to be put in TZC DRAM\n  docs(simd): introduce CTX_INCLUDE_SVE_REGS build flag\n  feat(fvp): add Cactus partition manifest for EL3 SPMC\n  chore(simd): remove unused macros and utilities for FP\n  feat(el3-spmc): support simd context management upon world switch\n  feat(trusty): switch to simd_ctx_save/restore apis\n  feat(pncd): switch to simd_ctx_save/restore apis\n  feat(spm-mm): switch to simd_ctx_save/restore APIs\n  feat(simd): add rules to rationalize simd ctxt mgmt\n  feat(simd): introduce simd context helper APIs\n  feat(simd): add routines to save, restore sve state\n  feat(simd): add sve state to simd ctxt struct\n  feat(simd): add data struct for simd ctxt management","shortMessageHtmlLink":"Merge changes from topic \"mp/simd_ctxt_mgmt\" into integration"}},{"before":"26f2f24c694fd4b5d1d4023d9fae1acceb1c6c27","after":"abeb8ad6c13f84449f3012526bd1624f5474580d","ref":"refs/heads/master","pushedAt":"2024-08-17T04:41:45.000Z","pushType":"push","commitsCount":10,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(cpus): workaround for Cortex-A720 erratum 2844092\" into integration","shortMessageHtmlLink":"Merge \"fix(cpus): workaround for Cortex-A720 erratum 2844092\" into in…"}},{"before":"7322e855eccb7ec2941e22428861c00764c9b1be","after":"26f2f24c694fd4b5d1d4023d9fae1acceb1c6c27","ref":"refs/heads/master","pushedAt":"2024-08-16T04:41:36.000Z","pushType":"push","commitsCount":30,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"cot-dt2c\" into integration\n\n* changes:\n  feat(arm): update documentation for cot-dt2c\n  feat(arm): remove the bl2 static c file\n  feat(arm): generate tbbr c file CoT dt2c\n  feat(arm): makefile invoke CoT dt2c\n  feat(auth): standalone CoT dt2c tool\n  refactor(auth): separate bl1 and bl2 CoT\n  refactor(st): align the NV counter naming\n  refactor(fvp): align the NV counter naming","shortMessageHtmlLink":"Merge changes from topic \"cot-dt2c\" into integration"}},{"before":"92fead00f92ffb963441577ce45b6da91e57b873","after":"7322e855eccb7ec2941e22428861c00764c9b1be","ref":"refs/heads/master","pushedAt":"2024-08-10T04:41:33.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"nxp-s32g2/add-xbar-clk\" into integration\n\n* changes:\n  feat(nxp-clk): enable the XBAR clock\n  feat(nxp-clk): add dependencies for the XBAR clock\n  feat(nxp-clk): add CGM0 instance\n  feat(nxp-clk): add DFS module enablement\n  feat(nxp-clk): add clock objects for ARM DFS\n  refactor(nxp-clk): organize early clocks in groups","shortMessageHtmlLink":"Merge changes from topic \"nxp-s32g2/add-xbar-clk\" into integration"}},{"before":"9babc7c2d69c2b75395273e34b250aed03254e1e","after":"92fead00f92ffb963441577ce45b6da91e57b873","ref":"refs/heads/master","pushedAt":"2024-08-09T04:41:33.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(gicv3): incorrect impdef power down sequence\" into integration","shortMessageHtmlLink":"Merge \"fix(gicv3): incorrect impdef power down sequence\" into integra…"}},{"before":"18faaa2424208fc6dc6e4b66dddb529b09b30bef","after":"9babc7c2d69c2b75395273e34b250aed03254e1e","ref":"refs/heads/master","pushedAt":"2024-08-07T04:41:34.000Z","pushType":"push","commitsCount":11,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"enable_a53_clk\" into integration\n\n* changes:\n  feat(nxp-clk): enable the A53 clock\n  feat(nxp-clk): add ARM PLL ODIV enablement\n  feat(nxp-clk): add ARM PLL enablement\n  feat(nxp-clk): set rate for clock muxes","shortMessageHtmlLink":"Merge changes from topic \"enable_a53_clk\" into integration"}},{"before":"fe40084d3bd220bc452b140255329ef5f867a6ea","after":"18faaa2424208fc6dc6e4b66dddb529b09b30bef","ref":"refs/heads/master","pushedAt":"2024-08-06T04:41:30.000Z","pushType":"push","commitsCount":23,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"us_pmu\" into integration\n\n* changes:\n  fix(tc): correct CPU PMU binding\n  feat(tc): add device tree binding for SPE\n  feat(tc): add PPI partitions in DT binding\n  feat(tc): change GIC DT property 'interrupt-cells' to 4\n  feat(tc): add NI-Tower PMU node for TC3\n  feat(tc): setup ni-tower non-secure access for TC3","shortMessageHtmlLink":"Merge changes from topic \"us_pmu\" into integration"}},{"before":"66f6d3bf8f80fab7a1987e055292d1d02919316d","after":"fe40084d3bd220bc452b140255329ef5f867a6ea","ref":"refs/heads/master","pushedAt":"2024-08-05T04:41:41.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(docs): refactor poetry dependency group\" into integration","shortMessageHtmlLink":"Merge \"fix(docs): refactor poetry dependency group\" into integration"}},{"before":"a169b8fbc2b184f2a38e7c6ee29371407b15c634","after":"66f6d3bf8f80fab7a1987e055292d1d02919316d","ref":"refs/heads/master","pushedAt":"2024-08-02T04:41:29.000Z","pushType":"push","commitsCount":8,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(docs): point poetry readthedocs virtual env\" into integration","shortMessageHtmlLink":"Merge \"fix(docs): point poetry readthedocs virtual env\" into integration"}},{"before":"4bcf5b847c52f823c98b40ffdc11fa66a55eec79","after":"a169b8fbc2b184f2a38e7c6ee29371407b15c634","ref":"refs/heads/master","pushedAt":"2024-08-01T04:41:25.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"build: fix missing `$$(@D)/` from `sp_gen.mk`\" into integration","shortMessageHtmlLink":"Merge \"build: fix missing <code>$$(<a class=\"user-mention notranslate\" data-hovercard-type=\"user\" data-hovercard-url=\"/users/d/hovercard\" data-octo-click=\"hovercard-link-click\" data-octo-dimensions=\"link_type:self\" href=\"https://github.com/d\">@d</a>)/</code> from <code>sp_gen.mk</code>\" into integration"}},{"before":"a4e2a9f16d5c4620cd824294ef91a198fd276c80","after":"4bcf5b847c52f823c98b40ffdc11fa66a55eec79","ref":"refs/heads/master","pushedAt":"2024-07-30T04:41:26.000Z","pushType":"push","commitsCount":19,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"jc/refact_el1_ctx\" into integration\n\n* changes:\n  refactor(cm): convert el1-ctx assembly offset entries to c structure\n  feat(cm): add explicit context entries for ERRATA_SPECULATIVE_AT","shortMessageHtmlLink":"Merge changes from topic \"jc/refact_el1_ctx\" into integration"}},{"before":"a3939b1bda2d65647026ab6e6a9f949f89e9d8d7","after":"a4e2a9f16d5c4620cd824294ef91a198fd276c80","ref":"refs/heads/master","pushedAt":"2024-07-28T04:42:49.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"rmmd-graceful-exit\" into integration\n\n* changes:\n  fix(rmmd): remove the assert check for RMM_BASE\n  fix(std_svc): continue boot if rmmd_setup fails\n  fix(rmmd): ignore SMC FID when RMM image is not present\n  fix(rmmd): fail gracefully if RME is not enabled\n  fix(rmmd): handle RMMD manifest loading failure","shortMessageHtmlLink":"Merge changes from topic \"rmmd-graceful-exit\" into integration"}},{"before":"56db077bb44b4ccee5f65a74a45fe4c46caeb6f2","after":"a3939b1bda2d65647026ab6e6a9f949f89e9d8d7","ref":"refs/heads/master","pushedAt":"2024-07-25T04:41:27.000Z","pushType":"push","commitsCount":15,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"feat(handoff): fix register convention r1/x1 value on transfer list\" into integration","shortMessageHtmlLink":"Merge \"feat(handoff): fix register convention r1/x1 value on transfer…"}},{"before":"9877b6ef1ee1cb8ab72a6611c37ffa589ce50f18","after":"56db077bb44b4ccee5f65a74a45fe4c46caeb6f2","ref":"refs/heads/master","pushedAt":"2024-07-24T04:41:27.000Z","pushType":"push","commitsCount":10,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes I7e2a543a,I932cae6d,I623707c3 into integration\n\n* changes:\n  build(deps): bump braces\n  build(deps): bump the pip group across 1 directory with 2 updates\n  build(deps): bump the pip group across 1 directory with 7 updates","shortMessageHtmlLink":"Merge changes I7e2a543a,I932cae6d,I623707c3 into integration"}},{"before":"600a8f4157a0d8aed04d1423024c84cf3e19c1ca","after":"9877b6ef1ee1cb8ab72a6611c37ffa589ce50f18","ref":"refs/heads/master","pushedAt":"2024-07-20T04:41:23.000Z","pushType":"push","commitsCount":21,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes If8547b5a,I6826a56d,Idb40907a,Ia51cbe1a,I9b55f6c5, ... into integration\n\n* changes:\n  feat(fvp): add SPM manifest for OP-TEE at S-EL1 without S-EL2/Hafnium\n  fix(fvp): update the memory size allocated to optee at EL1\n  fix(fvp): add DRAM memory regions that linux kernel can share\n  feat(fvp): update FF-A version to v1.1 supported by optee\n  feat(fvp): replace managed-exit with ns-interrupts-action\n  fix(fvp): add optee specific mem-size attribute\n  fix(fvp): fix the FF-A optee manifest by adding the boot info node","shortMessageHtmlLink":"Merge changes If8547b5a,I6826a56d,Idb40907a,Ia51cbe1a,I9b55f6c5, ... …"}},{"before":"765963334dca75417f6bf5e6a10d7a1717408a50","after":"600a8f4157a0d8aed04d1423024c84cf3e19c1ca","ref":"refs/heads/master","pushedAt":"2024-07-19T04:41:30.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"chore(cm): fix some typos in comments\" into integration","shortMessageHtmlLink":"Merge \"chore(cm): fix some typos in comments\" into integration"}},{"before":"c970c1c38f6d06a3e48e00ea7533c0e427311bcb","after":"765963334dca75417f6bf5e6a10d7a1717408a50","ref":"refs/heads/master","pushedAt":"2024-07-17T04:41:22.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(stm32mp1): skip OP-TEE header check if image base is NULL\" into integration","shortMessageHtmlLink":"Merge \"fix(stm32mp1): skip OP-TEE header check if image base is NULL\"…"}},{"before":"c06b555d7b252722c845070cb90df57696fdcb53","after":"c970c1c38f6d06a3e48e00ea7533c0e427311bcb","ref":"refs/heads/master","pushedAt":"2024-07-12T04:41:18.000Z","pushType":"push","commitsCount":15,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"add_s32cc_pll\" into integration\n\n* changes:\n  feat(nxp-clk): set parent for ARM PLL and MC_CGM muxes\n  feat(nxp-clk): add MC_CGM clock objects\n  feat(nxp-clk): add set_parent callback\n  feat(nxp-clk): add clock objects for ARM PLL\n  feat(nxp-clk): add FXOSC clock enablement","shortMessageHtmlLink":"Merge changes from topic \"add_s32cc_pll\" into integration"}},{"before":"2c89ca45dab9cb1f1a2b8d593dce5d75fda9f7ce","after":"c06b555d7b252722c845070cb90df57696fdcb53","ref":"refs/heads/master","pushedAt":"2024-07-11T04:41:20.000Z","pushType":"push","commitsCount":19,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(tc): add stubs for soc_css_init functions\" into integration","shortMessageHtmlLink":"Merge \"fix(tc): add stubs for soc_css_init functions\" into integration"}},{"before":"4b9be5abfa8b1a7c7e00776da01768d3358e648a","after":"2c89ca45dab9cb1f1a2b8d593dce5d75fda9f7ce","ref":"refs/heads/master","pushedAt":"2024-07-10T04:41:20.000Z","pushType":"push","commitsCount":14,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(intel): add in watchdog for QSPI driver\" into integration","shortMessageHtmlLink":"Merge \"fix(intel): add in watchdog for QSPI driver\" into integration"}},{"before":"0dc0fda71659586ae96679f429ea45e2da175771","after":"4b9be5abfa8b1a7c7e00776da01768d3358e648a","ref":"refs/heads/master","pushedAt":"2024-07-05T04:41:16.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"fix(guid-partition): fix unaligned access in load_mbr_header()\" into integration","shortMessageHtmlLink":"Merge \"fix(guid-partition): fix unaligned access in load_mbr_header()…"}},{"before":"69e74ddd7519ea4672c983c4f7a0c9c0d9bf9c4a","after":"0dc0fda71659586ae96679f429ea45e2da175771","ref":"refs/heads/master","pushedAt":"2024-07-04T04:41:31.000Z","pushType":"push","commitsCount":11,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"stm32mp2_doc_update\" into integration\n\n* changes:\n  feat(docs): add STM32MP2 docs links\n  docs(stm32mp2): correct STM32MP2 frequencies","shortMessageHtmlLink":"Merge changes from topic \"stm32mp2_doc_update\" into integration"}},{"before":"c4d9fbec5ed54750089dfcf9821deab63de5c7d9","after":"69e74ddd7519ea4672c983c4f7a0c9c0d9bf9c4a","ref":"refs/heads/master","pushedAt":"2024-07-03T04:41:15.000Z","pushType":"push","commitsCount":11,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge \"refactor(st): change method to get GIC base addresses\" into integration","shortMessageHtmlLink":"Merge \"refactor(st): change method to get GIC base addresses\" into in…"}},{"before":"c0d660ac2911453c21d4868e46af714f508f2c19","after":"c4d9fbec5ed54750089dfcf9821deab63de5c7d9","ref":"refs/heads/master","pushedAt":"2024-07-02T04:41:16.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"ssg-bot","name":null,"path":"/ssg-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17406011?s=80&v=4"},"commit":{"message":"Merge changes from topic \"add_s32cc_clk_skeleton\" into integration\n\n* changes:\n  feat(s32g274a): use s32cc clock driver\n  feat(nxp-drivers): add clock skeleton for s32cc","shortMessageHtmlLink":"Merge changes from topic \"add_s32cc_clk_skeleton\" into integration"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEqyUsPwA","startCursor":null,"endCursor":null}},"title":"Activity · ARM-software/arm-trusted-firmware"}